Overclock.net - Overclocking.net
     
 
Home Gallery Reviews Blogs Register Today's Posts Mark Forums Read Members List


Go Back   Overclock.net - Overclocking.net > Intel > Intel Memory

Reply
 
LinkBack (1) Thread Tools
Old 07-22-07   #51 (permalink)
Overclocker in Training
 
rx7speed's Avatar
 
intel ati

Join Date: Sep 2006
Location: caldwell, Idaho
Posts: 2,849

Rep: 139 rx7speed is acknowledged by manyrx7speed is acknowledged by many
Unique Rep: 109
Folding Team Rank: 103
Trader Rating: 2
Default

how many bits you transfer doesn't have to deal with frequency. how many bits it transfers can rely upon a few things.
it's real speed is still 400mhz for pc6400.

EDIT: I see what your talking about. it is the actually chip speed on the chip not the memory bus speed.
__________________
System: compy jr
CPU
xeon 3350 at 3.6ghz
Motherboard
Asus P5k-dlx
Memory
2x2gb a-data
Graphics Card
diamond 3870 @ 945/1296 stock cooling
Hard Drive
4xseagate st3250410as 330mb/s avg read
Sound Card
x-fi xtreme gamer dumbtl1ty
Power Supply
OCZ Gamerextreme 700w
Case
upgraded metal box
CPU cooling
tuniq tower 120
GPU cooling
stock
OS
vista ultimate x64/xp sp3
Monitor
compaq 21" junk

Last edited by rx7speed : 07-22-07 at 01:43 PM.
rx7speed is offline I fold for Overclock.net   Reply With Quote
Old 07-22-07   #52 (permalink)
It's HAGGIS!
 
MasterKromm's Avatar
 
intel nvidia

Join Date: Feb 2007
Posts: 1,924

Rep: 405 MasterKromm is a proven memberMasterKromm is a proven memberMasterKromm is a proven memberMasterKromm is a proven memberMasterKromm is a proven member
Unique Rep: 248
Hardware Reviews: 1
Trader Rating: 2
Default

Quote:
Originally Posted by FrankenPC View Post
Please...I thought I had a weak grasp on timings. But, now I'm totally confused. Main reason? A completely different intermixing of terminology during conversations. If the terminology could be explained and nailed down, I could follow the logic much easier.
The timings as I know them(which may be wrong) are:

CL-> CAS Latency -> The time(aka # of cycles) taken between a command having been sent to the memory and when it starts to reply to the command. Which in reality is the time between the CPU requesting data from the Memory and it(data) returning to the CPU.

tRCD -> RAS to CAS delay -> The time taken between the activiation of the RAS(line) and the CAS(column), as such the data is stored in a matrix.

tRP -> RAS precharge -> the time taken between disabling access to a line of data and the start of access to a new line of data.

tRAS-> Active to precharge delay -> The time memory waits before the next access to memory can be initiated.

CMD -> Command rate -> Time between memory chip activation and the first command having been sent to memory.

Time = # of cycles


Also effective data bus speed table taken from Xbitlabs:



http://www.xbitlabs.com/articles/mem...r_2.html#sect0
__________________

System: Calculon Ω
CPU
Q6700 @ 3.33Ghz 1.25V
Motherboard
DFI LT X48-T2R
Memory
2x2GB patriot 800mhz CL4
Graphics Card
EVGA 8800gts(G92)
Hard Drive
WD 250GB SATA
Power Supply
Corsair VX550W
Case
CM Cosmos 1000
CPU cooling
Xigmatek S1283
GPU cooling
stock
OS
XP Pro
Monitor
17" kds
MasterKromm is offline Overclocked Account   Reply With Quote
Reply

LinkBacks (?)
LinkBack to this Thread: http://www.overclock.net/intel-memory/193449-memory-dividers-latencies-bandwidth-explained.html
Posted By For Type Date
Bios Problem help.. - SLI Zone Forums This thread Refback 08-21-07 11:52 AM


Currently Active Users Viewing This Thread: 1 (0 members and 1 guests)
 
Thread Tools



All times are GMT -4. The time now is 06:37 PM.


Overclock.net is a Carbon Neutral Site Creative Commons License Internet Security By ControlScan

Terms of Service / Forum Rules | Privacy Policy | Advertising | Become an Official Vendor
Copyright © 2008 Shogun Interactive Development. Most rights reserved.
Page generated in 1.08104 seconds with 10 queries