post #1 of 1
Thread Starter 
So its a uni assignment and im a little confused, it says that it is IMPERATIVE that the input bit values for S1 and S2 correspond exactly to the functions in my circuit. They dont though... They're all there, just in the wrong order.

Supposed to be:
S1 S2 OUTPUT
0 0 AND
0 1 NOR
1 0 Full Adder (sum)
1 1 NAND

Mine:
S1 S2 OUTPUT
0 0 AND (Correct)
0 1 NAND
1 0 NOR
1 1 Sum

Im not entirely sure how to fix this, I'm able to post screen shots of any of my circuits, just let me know.

**Edit** I feel that this could be the reason, this 2 to 4 decoder plugs into the 4 input selector (4 AND gates > 2 OR > 1 OR) which makes up the multiplexor.
Edited by XAnarchy - 5/3/11 at 7:24pm
Impulss
(15 items)
 
  
CPUMotherboardGraphicsRAM
Intel i7 2600k ASROCK Z77 Extreme 6 Gigabyte GTX570 12GB Ripjaws CL7 (2x 2GB, 2x 4GB) 
Hard DriveCoolingOSMonitor
120GB OCZ Vertex II + Data XSPC RASA RX360 Windows 7 Ultimate N 64bit 24" Samsung 1200p 
KeyboardPowerCaseMouse
Microsoft X8 800w Tagen Xigmatek Elysium Gigabyte Ghost 
Mouse PadAudioAudio
Cyber Snipa HD595 + AD700 Sound Blaster X-Fi 
  hide details  
Reply
Impulss
(15 items)
 
  
CPUMotherboardGraphicsRAM
Intel i7 2600k ASROCK Z77 Extreme 6 Gigabyte GTX570 12GB Ripjaws CL7 (2x 2GB, 2x 4GB) 
Hard DriveCoolingOSMonitor
120GB OCZ Vertex II + Data XSPC RASA RX360 Windows 7 Ultimate N 64bit 24" Samsung 1200p 
KeyboardPowerCaseMouse
Microsoft X8 800w Tagen Xigmatek Elysium Gigabyte Ghost 
Mouse PadAudioAudio
Cyber Snipa HD595 + AD700 Sound Blaster X-Fi 
  hide details  
Reply