Overclock.net › Forums › Components › Memory › Question on Ram timing
New Posts  All Forums:Forum Nav:

Question on Ram timing

post #1 of 3
Thread Starter 
Before everyone starts to flame me about reading the sticky that the mod/admin posted here http://www.overclock.net/intel-memor...ssentials.html

I read it twice the topic on timespeed but it still isn't computing =P
I don't understand what these label means when it is listed on the ram stick.

Buffered/Registered: Unbuffered

Please someone explain what the above means in a way for a 1st time noob like myself in a real world way that I can understand. Thank you so much for reading my post.
post #2 of 3
Originally Posted by Bindusar View Post
Cas Latency

CAS means Column Address Strobe. The Webster's Dictionary defines latency as "the interval between stimulus and response" just in case that word isn't familiar to you.

This controls the timing delay (in clock cycles) before the RAM starts a read command after receiving it. Settings are usually 2 or 2.5 This setting has more affect on system performance than any other RAM setting. Since this is the number of cycles the CAS needs to find the correct address of the data that it is looking for. That is why your entire system runs quite a bit faster when the data can be fetched in 2 cycles rather than 2.5.

I'll pull a quote from a guide from Corsair who BTW makes the XMS line of memory that I certainly approve of for high speeds and good timings.

"To understand this let's walk through a simplified version of how the memory controller actually reads the memory. First, the chip set accesses the ROW of the memory matrix by putting an address on the memory's address pins and activating the RAS signal. Then, we have to wait a few clock cycles (known as RAS-to-CAS Delay). Then, the column address is put on the address pins, and the CAS signal is activated, to access the correct COLUMN of the memory matrix. Then, we wait a few clock cycles -- THIS IS KNOWN AS CAS LATENCY! -- and then the data appears on the pins of the RAM."

RAS to CAS Delay (TRCD) This field allows you to set the number of cycles for a timing delay between the CAS and RAS strobe signals, used when DRAM is written to, read from or refreshed. Lower settings result in faster performance. 3T, 2TBank Interleave

TRP indicates how fast SDRAM can terminate one row access and starts another one.

TRAS[color=black] The TRAS timing can be typically be set to 5, 6, and 7. TRAS is a timing that has little effect on performance, but has a huge effect on the maximum stable speed your RAM can run. We recommend always using the slowest (highest number) TRAS setting available; usually on AMD motherboards this would be 6 or on P4 boards this would be 7.
need to know
post #3 of 3
Thread Starter 
Originally Posted by redhat_ownage View Post
need to know
I read what you posted already, the thing is that I don't understand that the

9-9-9-27 means. Could you just maybe go over it, plz, thank you
New Posts  All Forums:Forum Nav:
  Return Home
  Back to Forum: Memory
Overclock.net › Forums › Components › Memory › Question on Ram timing