Overclock.net - An Overclocking Community - View Single Post - Understanding the sizing and limits of PPT TDC and EDC

View Single Post
post #5 of (permalink) Old 08-28-2019, 09:18 AM
The Stilt
New to Overclock.net
The Stilt's Avatar
Join Date: May 2013
Posts: 2,514
Rep: 846 (Unique: 324)
You can safely maximise any or all of these.

Even when they are maxed out, there are other limiters still present (FIT), which prevent the chip from using voltages that are unsafe to the silicon.

You can use TDC and EDC to limit the frequencies in 256-bit workloads (AVX, AVX2, FMA) if you see the need to do so.
Scalar workloads generally are not as much current limited.

This applies to stock (or PBO) behavior, not to manual OC.
The Stilt is offline