As soon as we got to the Spring Intel Developer Forum 2006, Intel gave us exclusive access to the Conroe block diagram before the keynote. As expected, Conroe uses a shared L2 cache with independent L1 caches per core.
This is an older thread, you may not receive a response, and could
be reviving an old thread. Please consider creating a new thread.
A forum community dedicated to overclocking enthusiasts and testing the limits of computing. Come join the discussion about computing, builds, collections, displays, models, styles, scales, specifications, reviews, accessories, classifieds, and more!