Overclock.net banner
1 - 3 of 80 Posts

· Registered
12 Posts
Well "never" I wouldn't go that far. The problem is accessibility especially once you add water blocks. The M.2_1(SOCKET3) and DIMM.2 locations are easy access for upgrades and or failures without draining a loop. It's a reasonable assumption and a poorly integrated once not to mention poorly documented.
Yea I get what you're saying, I would say poor implementation too. Even when GEN 5 drives are available would it be worth to to sacrifice the GPU lanes for minimal gains? Not gonna start with GEN 5 GPU's because that would render than slot void. Oh well.
1 - 3 of 80 Posts