Overclock.net banner

14321 - 14340 of 14430 Posts

·
Registered
Joined
·
46 Posts
4533Mhz 16-16-16
2458788
 
  • Rep+
Reactions: munternet

·
Registered
Joined
·
429 Posts
  • Rep+
Reactions: Nizzen

·
Registered
Joined
·
797 Posts
Waiting for AIO cooler to come in the mail tomorrow before getting busy with Royal 4000CL17 32GB kit and Apex XII.

Below is Apex IX with BIOS mod. 4333 CL17 1.46v.

2458796
 

·
Registered
Joined
·
429 Posts
but are u sure. lol

nice. hmm now should i take dat.. still got chance to change..

how does it clock??

my 4kc17 4400 scaling pretty insane. taps cl15 @1.6v

max clock was [email protected]
MAX 4600 16-17 1.64V with tightened timings, nothing different from 4kc17
 

·
Not New to Overclock.net
Joined
·
3,334 Posts
MAX 4600 16-17 1.64V with tightened timings, nothing different from 4kc17
for me to tighten rtl for 4533/4600 required insane jump to 1.45v
compare to [email protected]
so guessing something up.. its gaming stable but wont pass any test.

finally hit 7k for 5.3ghz

10900k-SP81
M12E-098

53|51 @v/f 1.414 @L6
2x16gb 4400 [email protected]
txp/ppd 0/0
vccio/vcssa 1.25/1.25

 

·
Registered
Joined
·
797 Posts
@ducegt
Сколько раз мне повторять?
Hi Gen. I forgot that the Asrock Timing Utility does not read my board correctly. I'm sorry for the confusion, but thank you for your help. What I was running in that screenshot is below and I'm going to make a few changes to copy what you shared. There's a few mistakes in there, but nothing like things may appeared.

DRAM CAS# Latency [17]
DRAM RAS# to CAS# Delay [17]
DRAM RAS# ACT Time [37]
DRAM Command Rate [2N]
DRAM RAS# to RAS# Delay L [4]
DRAM RAS# to RAS# Delay S [3]
DRAM REF Cycle Time [300]
DRAM Refresh Interval [32767]
DRAM WRITE Recovery Time [12]
DRAM READ to PRE Time [8]
DRAM FOUR ACT WIN Time [12]
DRAM WRITE to READ Delay [4]
DRAM WRITE to READ Delay L [8]
DRAM WRITE to READ Delay S [6]
DRAM CKE Minimum Pulse Width [7]
DRAM Write Latency [18]
tRDRD_sg [6]
tRDRD_dg [4]
tRDWR_sg [15]
tRDWR_dg [15]
tWRWR_sg [6]
tWRWR_dg [4]
tWRRD_sg [35]
tWRRD_dg [35]
tRDRD_dr [6]
tRDRD_dd [6]
tRDWR_dr [16]
tRDWR_dd [16]
tWRWR_dr [8]
tWRWR_dd [8]
tWRRD_dr [8]
tWRRD_dd [8]
TWRPRE [31]
TRDPRE [6]
 

·
Registered
Joined
·
4 Posts
Has anyone succesfully overclocked F4-3600C16Q-32GTZKK on a 9700k z390 meg ace build? I'm mostly new to this and haven't gotten much success. My vccsa and vccio are at 1.25 and 1.23. Voltage at 1.4
 

Attachments

·
Registered
Joined
·
100 Posts
@Betroz sent his kit over for testing. Aida is kinda boosted by cpu :cool:
Seems like this kit dont't like straight primaries and iol lower than 8 for some reason

2458816
 
  • Rep+
Reactions: Betroz and Nizzen

·
Registered
Joined
·
185 Posts
@ducegt
DRAM CAS# Latency [17]
DRAM RAS# to CAS# Delay [17]
DRAM RAS# ACT Time [36]
DRAM Command Rate [2N]
DRAM RAS# to RAS# Delay L [6]
DRAM RAS# to RAS# Delay S [4]
DRAM REF Cycle Time [360]
DRAM Refresh Interval [65024]
DRAM WRITE Recovery Time [16]
DRAM READ to PRE Time [8]
DRAM FOUR ACT WIN Time [16]
DRAM WRITE to READ Delay [Auto]
DRAM WRITE to READ Delay L [8]
DRAM WRITE to READ Delay S [4]
DRAM CKE Minimum Pulse Width [8]
DRAM Write Latency [16]
tRDRD_sg [6]
tRDRD_dg [4]
tRDWR_sg [14]
tRDWR_dg [14]
tWRWR_sg [6]
tWRWR_dg [4]
tWRRD_sg [30]
tWRRD_dg [26]
tRDRD_dr [0]
tRDRD_dd [0]
tRDWR_dr [0]
tRDWR_dd [0]
tWRWR_dr [0]
tWRWR_dd [0]
tWRRD_dr [0]
tWRRD_dd [0]
TWRPRE [36]
TRDPRE [8]
DRAM Voltage=1.5V and lower, VCCIO=1.25 and lower, VCCSA 1.30 and lower.
 

·
Registered
Joined
·
797 Posts
Thanks again. Using those settings, but with a lower tRFC. I can't post CL17 with RTLs lower than 63.

I've tried leaving Init on auto and lowering offsets until 63/63 and setting the offsets fixed at 15 and lowering Init until it doesn't boot for the same RTL. Using Init 69 and offsets 21/21 does not post even while leaving the channel settings as auto.

2458824
 

·
Registered
Joined
·
185 Posts
@ducegt
Do RTL in automatic mode and send me a screenshot here.
Set VTT, VPP, DMI to Auto and enable in Karhu - Advanced tab: CPU Cache Enabled!
 

·
Registered
Joined
·
185 Posts
DRAM RTL INIT value [69]
DRAM RTL (CHA DIMM0 Rank0) [63]
DRAM RTL (CHA DIMM0 Rank1) [0]
DRAM RTL (CHA DIMM1 Rank0) [0]
DRAM RTL (CHA DIMM1 Rank1) [0]
DRAM RTL (CHB DIMM0 Rank0) [64]
DRAM RTL (CHB DIMM0 Rank1) [0]
DRAM RTL (CHB DIMM1 Rank0) [0]
DRAM RTL (CHB DIMM1 Rank1) [0]
DRAM IOL (CHA DIMM0 Rank0) [7]
DRAM IOL (CHA DIMM0 Rank1) [0]
DRAM IOL (CHA DIMM1 Rank0) [0]
DRAM IOL (CHA DIMM1 Rank1) [0]
DRAM IOL (CHB DIMM0 Rank0) [7]
DRAM IOL (CHB DIMM0 Rank1) [0]
DRAM IOL (CHB DIMM1 Rank0) [0]
DRAM IOL (CHB DIMM1 Rank1) [0]
CHA IO_Latency_offset [21]
CHB IO_Latency_offset [21]
CHA RFR delay [14]
CHB RFR delay [14]
or
DRAM RTL INIT value [69]
DRAM RTL (CHA DIMM0 Rank0) [62]
DRAM RTL (CHA DIMM0 Rank1) [0]
DRAM RTL (CHA DIMM1 Rank0) [0]
DRAM RTL (CHA DIMM1 Rank1) [0]
DRAM RTL (CHB DIMM0 Rank0) [63]
DRAM RTL (CHB DIMM0 Rank1) [0]
DRAM RTL (CHB DIMM1 Rank0) [0]
DRAM RTL (CHB DIMM1 Rank1) [0]
DRAM IOL (CHA DIMM0 Rank0) [6]
DRAM IOL (CHA DIMM0 Rank1) [0]
DRAM IOL (CHA DIMM1 Rank0) [0]
DRAM IOL (CHA DIMM1 Rank1) [0]
DRAM IOL (CHB DIMM0 Rank0) [6]
DRAM IOL (CHB DIMM0 Rank1) [0]
DRAM IOL (CHB DIMM1 Rank0) [0]
DRAM IOL (CHB DIMM1 Rank1) [0]
CHA IO_Latency_offset [21]
CHB IO_Latency_offset [21]
CHA RFR delay [14]
CHB RFR delay [14]

P.S. As I understand it here: *Official* Intel DDR4 24/7 Memory Stability Thread offset 15 was used?
P.S.S. Use the RTL group I suggested. She's correct. 6-6 or 7-7 - almost no difference (6-6 is better). Use what is stable.
 

·
Registered
Joined
·
947 Posts

·
Not New to Overclock.net
Joined
·
3,334 Posts
Nice voltages (y)
I might try 4400-18-18-18-38 again with my older 3600c16 sticks and see if I can lose some voltage :)
so far c17vs c18 i dont see any benefit. but c16 definately worth it for latency.

since these kits rated 1.4. hence y running at those tcl.. lets see what the 4266c17d-32's can do next week. those are rated 1.5v. if its the same as 4kc17 will use those but at 4400c16..

just being hopeful. trying to get 4533 going.

also will test this our on formula to see any diff. till date all my ram clocks subs are pretty inline with apex subs but not formula.
 

·
Registered
Joined
·
797 Posts
P.S. As I understand it here: Official Intel DDR4 24/7 Memory Stability Thread offset 15 was used?
P.S.S. Use the RTL group I suggested. She's correct. 6-6 or 7-7 - almost no difference (6-6 is better). Use what is stable.
I was using offset 15 and then lowered Init until the RTLs got to 62/63 for CL16/17. My scores haven't changed much, but my copy speed is up a little and you've prepared to me to more properly use the Apex XII so again, thank you. IOLs 6-6 wouldn't post. Cache enabled in RAM test. Will test 17-17 next.

2458873
 

·
Registered
Joined
·
2,872 Posts
Has anyone succesfully overclocked F4-3600C16Q-32GTZKK on a 9700k z390 meg ace build? I'm mostly new to this and haven't gotten much success. My vccsa and vccio are at 1.25 and 1.23. Voltage at 1.4
Not that exact kit, mines a 32GB GTZR but still 3600C16 B-Die and I do have a lot of experience with that board.

3800 is about the max you can expect to run with a dual rank 32GB kit on that board.

Latency is where the profit is. It should be able to do like, 3733/3800 15-15-15-30-300-2T with 14 tWR and tCWL on like, 1.35 SA 1.30 IO 1.45 DRAM. Be sure to enable enhanced training for the IO/RTL and disable enhanced tertiary training. It helps a lot with training in this board.
 
  • Rep+
Reactions: Coach2Morrow
14321 - 14340 of 14430 Posts
Top