Overclock.net banner

1 - 20 of 27 Posts

·
Premium Member
Joined
·
3,341 Posts
Discussion Starter #1
I haven't been reading up on the Intel section lately... well what's Core 2 Duo? I know it's intel's new chip, but I don't know the specs
 

·
OVERCLOCK IT OR DIE
Joined
·
7,336 Posts
Quote:

Originally Posted by bentrinh
I haven't been reading up on the Intel section lately... well what's Core 2 Duo? I know it's intel's new chip, but I don't know the specs
Intel P4 = 6 Operations
AMD = 9 Operations
Core 2 Duo = 12 Operations

Or something like that.

So a 3 Ghz C2D would be like a 6 Ghz P4 I think is what the big deal is. Someone will be along shortly to correct me if I'm wrong.
 
  • Rep+
Reactions: bentrinh

·
Registered
Joined
·
2,847 Posts
What Modki said is pretty much true.

In short, Core 2 Duo pwns.
 

·
Administrator
Joined
·
6,696 Posts
Intel Core 2 Duo
Advanced Pentium 3 Micro-Architecture Design
Core Micro-Architecture

Technical Information:
  • SSE Lanes have increased in length from 64bit to 128 bit allowing a single SSE operation to be accomplished per cycle, compared to two cycles.
  • Floating Point processor count has increased from three to four. This increases the floating point processing that can be accomplished per cycle.
  • Additional FPU-Store command has been added.
  • ALU processing abilities have been increase (ALU still at 2x process clock speed - i.e. 3GHz = 6GHz ALU x2).
  • AGU abilities have been increased
  • SSSE3+ has been added, additional SSE3 based instructions.
  • Bus Speed has been increased to 266MHz (1066MHz quad array)
  • Branch Predictor has been improved by up to 25%, faster and more accurate.
  • Thermal Shielding has been improved
  • Additional X86 instruction decoders added. Now 3 simple, 1 complex.
Note: There are many other changes


Please be aware that the operations performed per cycle can never be determined. People will quote integers however you can never derive at an integer or numerical average as the average performed will never be a constant, always a variable.
 

·
Premium Member
Joined
·
10,811 Posts
Quote:


Originally Posted by Modki

Intel P4 = 6 Operations
AMD = 9 Operations
Core 2 Duo = 12 Operations

Or something like that.

So a 3 Ghz C2D would be like a 6 Ghz P4 I think is what the big deal is. Someone will be along shortly to correct me if I'm wrong.

It's also hella fast at floating point operations. My San Diego at 3.1 Ghz SHOULD beat a stock E6300, but I think the E6300 smokes my super pi 1M time (floating point) by a couple seconds.
 
  • Rep+
Reactions: bentrinh

·
Premium Member
Joined
·
8,616 Posts
Namrac, your sandy should beat mine core2 at stock, but even at the mediocre overclock it is at right now, I doubt it could keep up. Whats your superpi time? I'm running a 31 on this.
 

·
Premium Member
Joined
·
10,811 Posts
Quote:


Originally Posted by NrGx

Namrac, your sandy should beat mine core2 at stock, but even at the mediocre overclock it is at right now, I doubt it could keep up. Whats your superpi time? I'm running a 31 on this.

Really? I figured you'd be in the low 20s... my 1M time at 3.1 is in my sig.
 

·
Premium Member
Joined
·
13,422 Posts
Quote:


Originally Posted by Modki

Intel P4 = 6 Operations
AMD = 9 Operations
Core 2 Duo = 12 Operations

Or something like that.

So a 3 Ghz C2D would be like a 6 Ghz P4 I think is what the big deal is. Someone will be along shortly to correct me if I'm wrong.

Care to provide proof of this statement....


Core 2 Duo has a 4 lane execution core. All previous processors including Core Duo had 3 lane execution cores. This enables Core 2 Duo to do all for execution processes in one cycle.

Core 2 Duo has a 17 stage pipeline. This is much shorter than Pentium's (41?) and larger than Core Duo's. This allows for more effiecy than Pentium and higher clocks than Core Duo.

Core 2 Duo contains 2 or 4MB L2 cache. This is unlike previous dual core processors which have 2x1 or 2x2MB L2. This memory is not seperated by core, allowing for faster data transfer between cores. This configuration also allows any one core to use as much memory as it needs.

Core 2 Duo is 65nm and 64bit. Future Core processors will be quad core (Kentsfield) and 45nm. It looks like the Core 2 Quad will scale from 3.6Ghz to 4.0Ghz with 6mb L2 cache and use just 57 Watts of power.
 

·
Administrator
Joined
·
6,696 Posts
Quote:


It's also hella fast at floating point operations. My San Diego at 3.1 Ghz SHOULD beat a stock E6300, but I think the E6300 smokes my super pi 1M time (floating point) by a couple seconds.

That is because Core 2 Duo contains an additional FPU processing unit and an increase in SIMD instruction lane length.

In SuperPI a large use SSE Integer functions are used.
In Core 2 Duo the processing length of these co-processors is 128 bit compared to 64 bit in equivalent AMD processors and Netburst architecture processors.
SSE instructions are 128 bit in length. Therefore until Core 2 Duo it took two cycles to process each simple instruction. Now with Core 2 Duo they can process a single operation for SIMD per cycle.

So looking at it logically Core 2 Duo E6300 should take out an AMD processor at 3.1GHz easily at FPU-SSE processing
 

·
Premium Member
Joined
·
8,616 Posts
Quote:


Originally Posted by Namrac

Really? I figured you'd be in the low 20s... my 1M time at 3.1 is in my sig.

Good point. But then again, that is some AWESOME ocing you have going on. When my DDR2-900 gets here (sig), i should be able to push fiurther. I just like the 1:1 ratio
 

·
Premium Member
Joined
·
10,811 Posts
Dang it, Manual, I wanted to rep you for those last two information-packed posts, and then I remembered... you at least need a rep button, even if it doesn't do anything.
 

·
 
Joined
·
29,532 Posts
Quote:


Originally Posted by Namrac

Dang it, Manual, I wanted to rep you for those last two information-packed posts, and then I remembered... you at least need a rep button, even if it doesn't do anything.


I'd be nice to ya

Rep first post
Rep second post
 

·
Administrator
Joined
·
6,696 Posts
lol they don't let Director's get anymore rep


@ pauldovi.
Mini corrections, apart from that nice info


Quote:
Core 2 Duo has a 17 stage pipeline. This is much shorter than Pentium's (41?) and larger than Core Duo's. This allows for more efficiency than Pentium and higher clocks than Core Duo.
Core 2 Duo has a 14 stage pipeline

Pentium 4 Northwood = 20
Pentium 4 Presler/Prescott/Prescott 2M = 31


The efficiency of this processor due to pipeline stages is in relation to the onboard branch predictor.
You can have a very short pipeline architecture, however, if the branch predictor is poor the processor will perform like a 40 stage pipeline processor


Quote:
Care to provide proof of this statement....
There is no proof, the answer is wrong. Simple

You can never quote a value for operations as they will always change. It depends exactly what you are doing with the processor.
The 6 > 9 > 12 does show the equivalent increase in operations however there are no numbers that could be used.
This all depends on the instructions i.e. you could have three complex instructions for Core to process. AMD will do this faster so the operations count of an AMD processor will be greater than Core 2 Duo. Thankfully this is very rare though
 

·
OVERCLOCK IT OR DIE
Joined
·
7,336 Posts
Quote:

Originally Posted by Namrac
Dang it, Manual, I wanted to rep you for those last two information-packed posts, and then I remembered... you at least need a rep button, even if it doesn't do anything.

The_Manual's Rep Button
 

·
Registered
Joined
·
377 Posts
When is core 2 quad coming out? I want that..
 

·
 
Joined
·
29,532 Posts

·
OVERCLOCK IT OR DIE
Joined
·
7,336 Posts
Quote:

Originally Posted by gonX
Umm... I already did it.
I'm still waking up
 

·
Premium Member
Joined
·
3,341 Posts
Discussion Starter #20
So it's like this:

Older intel: 6 Operations per Cycle
AMD: 9 Operations per Cycle
Core 2: 12 Operations per Cycle

Correct?
 
1 - 20 of 27 Posts
Top